Loading page…
Select a signal in Verilog, SystemVerilog or VHDL and ask what drives it — NetCrux resolves the name through the stems index and highlights it in the NetCrux desktop schematic.
Last snapshot: Nov 6, 2026, 22:18 UTC
8 calculable days · 0 without calculable growth.
Last snapshot: Nov 6, 2026, 22:36 UTC
8 calculable days · 0 without calculable growth.
Categories ranked by installs on Marketplace and downloads on Open VSX.
No category or keyword positions available in the current 31-day window.